Patrick Schaumont
Presentations

pdf "Current State of Design and Design Methods for Secure Hardware," Shonan NII Seminar on Design Methods for Secure Hardware, Shonan Village, JP, September 2014.

"Long-term Security from Fast-paced Technology," invited talk at Xilinx Emerging Technology Symposium 2014, San Jose, CA, February 2014.

"Hardware/Software Co-design for Cryptography: Balancing Performance and Risk," invited talk at Intel Software Professionals Conference 2013, Hillsboro, OR, October 2013.

pdf "Three Design Dimensions of Secure Embedded Systems," invited talk at Third International Conference on Security, Privacy, and Applied Cryptography Engineering (SPACE 2013), Kharagpur, India, October 2013.

pdf "Don't talk to strangers (without authentication)," CESCA Seminar, Virginia Tech, October 2013.

pdf "Authenticating Microcontrollers," Summer School on Design and Security of Cryptographic Functions, Algorithms and Devices, Albena, Bulgaria, July 2013.

pdf "Hardware Design for Cryptographers," Summer School on Design and Security of Cryptographic Functions, Algorithms and Devices, Albena, Bulgaria, July 2013.

"CPU Based Hardware Security," invited talk at Qualcomm, San Diego, August 2012.

" Building Better Hardware for the Elliptic Curve Discrete Logarithm Problem," ECE Department Seminar at University of Connecticut, Storrs, CT, February 2012.

"Fault Attacks and Side Channel Analysis on Cryptographic Hardware," Guest Lecture at Prof. Burleson's Security Engineering class at University of Massachusetts, Amherst, MA, February 2012.

pdf "Moving PUFs out of the lab," COSIC Seminar at Katholieke Universiteit Leuven, February 2012. Also given as a CESCA seminar, February 2012.

pdf "Specialized Machines for Ccryptanalysis: 2 examples, 60 years apart," 2011 CESCA Seminar, VA, February 2011.

pdf "How to enjoy the variability of your FPGA," 2010 Dagstuhl Seminar on Dynamically Reconfigurable Architectures, Wadern, Germany, July 2010.

"Trustworthy, High-Performance Cryptography on Embedded Multi-core Systems," 2010 Lockheed Martin Fellows Conference, Atlanta, GA, May 2010.

pdf
"Secure Embedded Systems: A Software-Hardware Symbiosis," CS Department, Virginia Tech, April 2010.

pdf
"Engineering On-chip Thermal Effects," Dagstuhl Seminar on Foundations for Forgery-resilient Cryptographic Hardware, Saarbrucken, Germany, July 2009.

pdf
"Teaching Hardware/Software Codesign to the next generation of Computer Engineers", CS Department, University of California at Riverside, June 2008.

pdf
"The embedded security challenge: Protecting bits-at-rest", 2007 ECE Department, George Mason University, June 2007.

pdf
"Secure Design Methodology and the Tree of Trust", 2007 ECRYPT Workshop on Secure Embedded Implementations, Friday workshop at the Design Automation and Test in Europe (DATE) Conference, Nice, France, 2007.

pdf
"Secure Integration of Cryptographic Primitives", 2006 ECRYPT Summer School on Cryptographic Hardware, Side-channel, and Fault-attacks, Louvain-La-Neuve, Belgium, 2006.

pdf
"System Level Design Methods for Secure Embedded Systems", 2005 Workshop on CRyptographic Advances in Secure Hardware (CRASH), Leuven, Belgium, 2005.

pdf
"Hardware Platform Design and Evaluation using GEZEL", CSE Department, Penn State University, PA, 2005.

pdf
"Challenges for the Logic Design of Secure Embedded Systems", 2005 Internal Workshop on Logic and Synthesis, Lake Arrowhead, CA, 2005.

Copyright Notice

This material is presented to ensure timely dissemination of scholarly and technical work. Copyright and all rights therein are retained by authors or by other copyright holders. All persons copying this information are expected to adhere to the terms and constraints invoked by each author's copyright. In most cases, these works may not be reposted without the explicit permission of the copyright holder.

Valid HTML 4.0 Transitional